A Defuzzification scheme suitable for digital hardware implementation
نویسندگان
چکیده
This paper presents a practical approach for defuzzification in digital hardware based fuzzy inference systems . The proposed scheme is a modified version of the center average defuzzifier where instead of using a division stage a piece-wise linear function is implemented to reduce computational time and hardware implementation area. Some simulation probes are presented in order to compare the natural and modified defuzzifier in a fuzzy logic controller operating into a non-linear control system. Key-Words: Fuzzy Hardware , Defuzzifiers, Defuzzification , Fuzzy controllers , Fuzzy logic .
منابع مشابه
Decrease in Hardware Consumption and Quantization Noise of Digital Delta-Sigma Modulators and Implementation by VHDL
A new structure is presented for digital delta-sigma modulator (DDSM). Novel architecture decreases hardware consumption, output quantization noise and spurs in Comparison to previous architectures. In order to reduce the delay, power consumption and increase maximum working frequency, the pipelining technique and the carry skip adder are used. Simulation proposed architecture shows that the qu...
متن کاملA Novel VLSI Architecture of a Weighted Average Method based Defuzzifier Unit
Abstract—In fuzzy control systems, fuzzification and defuzzification are two important procedures. Defuzzification plays an important part in the implementation of a fuzzy system, since the fuzzy data is not suitable for real time applications; it needs to be converted into crisp data. This paper proposes a novel VLSI architecture of a weighted average method (WAM) defuzzification method. The W...
متن کاملImplementation of an adaptive burst DQPSK receiver over shallow water acoustic channel
In an environment such as underwater channel where placing test equipments are difficult to handle, it is much practical to have hardware simulators to examine suitably designed transceivers (transmitter/receiver). The simulators of this kind will then allow researchers to observe their intentions and carry out repetitive tests to find suitable digital coding/decoding algorithms. In this p...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. 
The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...
متن کامل